




■ Description

IPS050 is the specific SPXO IC for achieving low power KHz and low MHz range output by divide.  
The power consumption of IPS050 is quite low, and comparable with tuning fork solution.

■ Features

- Power consumption : 10uA typical with 512 divide
- Divide function : 1/256 ~ 1/1024 for KHz out, 1/4 ~ 1/16 for MHz out
- Output frequency : 27.344~52.734KHz, 54.688~105.469KHz / 0.31MHz ~ 8.5MHz
- Operation temperature : -40°C~85°C
- Power supply voltage : 1.6~3.63V
- Standby function : Oscillation stop
- Output : CMOS
- Small chip size : 0.52mm × 0.56mm
- Frequency stability to Vdd : Within ±1ppm

1. Part number rule





2. Series

- Applicable crystal : AT Cut 8.39MHz, 14~27MHz and 33.55MHz for KHz output  
: AT Cut 5~34MHz for MHz output
- Power consumption : **Ultra Low Power consumption (10uA Typ) with KHz out**

Part Number	Crystal Frequency (MHz)		Divide	Output Frequency (KHz)		Pad Layout	Vdd (V)	Remarks	
	Min.	Max.		Min.	Max.				
IPS050 3 M 8 X	8.388		1/256	32.768KHz		Cross	1.6 ~ 3.63	Lower Idd	
IPS050 3 M 9 X	16.777		1/512						
IPS050 3 M A X	33.554		1/1024						
IPS050 3 M 8 B X	8.388	27.000	1/256	32.768	105.469			Deeper NR	
IPS050 3 M 9 B X	14.000	27.000	1/512	27.344	52.734				
IPS050 3 M A B X	33.554		1/1024	32.768KHz				Flip Chip	Lower Idd
IPS050 3 M 9 F	16.777		1/512	32.768KHz					
IPS050 3 M A F	33.554		1/1024						
IPS050 3 M 9 B F	14.000	27.000	1/512	27.344	52.734	Deeper NR			
IPS050 3 M A B F	33.554		1/1024	32.768KHz		Cross	1.6 ~ 3.63	Lower Idd	
Part Number			MHz	Divide	MHz				
IPS050 3 M 2 X	5.00	34.00	1/4	1.25	8.50				
IPS050 3 M 3 X			1/8	0.63	4.25				
IPS050 3 M 4 X			1/16	0.31	2.13				

3. Absolute Maximum Ratings Unless otherwise stated, V<sub>SS</sub>=0V, T<sub>a</sub>=25°C±2°C

Parameter	Symbol	Condition	Ratings		
			Min	Max	Unit
Supply Voltage	V <sub>DD</sub>		V <sub>SS</sub> -0.5	5.0	V
Input Voltage	V <sub>IN</sub>	All Input Pin	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
Output Voltage	V <sub>OUT</sub>		V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
Input Current	I <sub>IN</sub>	CE Pin		50	μA
Output Current	I <sub>OUT</sub>			25	mA
Junction Temperature	T <sub>j</sub>		-55	150	°C
Storage Temperature	T <sub>stg</sub>		-55	125	°C

4. Recommended Operating Condition Unless otherwise stated, V<sub>SS</sub>=0V, T<sub>a</sub>= -40°C~+85°C

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Supply Voltage	V <sub>DD</sub>		1.6		3.63	V	V <sub>DD</sub>
“H” Input Voltage	V <sub>IH</sub>		V <sub>DD</sub> ×0.7			V	CE
“L” Input Voltage	V <sub>IL</sub>				V <sub>DD</sub> ×0.3	V	CE
Input Voltage	V <sub>IN</sub>		V <sub>SS</sub>		V <sub>DD</sub>	V	CE
Output Load Capacitance	CL	CMOS			15	pF	OUT
Ambient Temperature	T <sub>opt</sub>		-40		85	°C	



5. Electrical Specification

Unless otherwise stated,  $V_{DD}=3.3V$ ,  $V_{SS}=0V$ ,  $CL=15pF$ ,  $T_a = -40^{\circ}C \sim +85^{\circ}C$

Parameter	Symbol	Condition	Specification			Unit	
			Min	Typ	Max		
Out put Leak current	$I_z$	CE=0V, X1=1.6V, $V_{SS}$ , $V_{out}=V_{SS} \sim V_{DD}$			10	$\mu A$	
“H” input voltage	$V_{IH}$	CE pad	0.7 $V_{DD}$			V	
“L” input voltage	$V_{IL}$	CE pad			0.3 $V_{DD}$	V	
“H” input current	$I_{IH}$	CE pad, $V_{IH}=V_{DD}$			1	$\mu A$	
“L” input current	$I_{IL}$	CE pad, $V_{IL}=0V$	-3				
Oscillation Disable Time	$T_{plz}$	OUT pad			0.1	$\mu s$	
Oscillation Enable Time	IPS0503Mx $T_{pzl}$	OUT pad			20	ms	
Oscillation start up time	IPS0503Mx $T_{start}$	$f_{xtal}=16MHz$ $V_{DD}>1.6V$			20	ms	
“H” output voltage	$V_{OH}$	OUT pad, $I_{OH}=-1.0mA$	0.9 $V_{DD}$			V	
“L” output voltage	$V_{OL}$	OUT pad, $I_{OL}=1.0mA$			0.1 $V_{DD}$		
Current consumption	$I_{DD}$	CL=15pF, $V_{DD}=3.3V$ , $CE \geq V_{DD}-0.3V$					$\mu A$
		IPS0503M8		10	15		
		IPS0503M9		10	15		
		IPS0503MA		18	27		
		IPS0503M8B, $f_{xtal}=16MHz$		20	30		
		IPS0503M9B, $f_{xtal}=16MHz$		20	30		
		IPS0503MAB		28	42		
		IPS0503M2 $f_{xtal}=12MHz$		200	250		
		IPS0503M3 $f_{xtal}=19.2MHz$		170	200		
IPS0503M4 $f_{xtal}=33MHz$		160	220				
Current consumption at oscillation disable	$I_{DDD}$	CL=15pF, $V_{DD}=3.3V$ , $CE \leq 0.3V$			3	$\mu A$	
Frequency $V_{DD}$ deviation	$F_{vst}$	$V_{DD}=3.3 \pm 10\%$			$\pm 1$	ppm	
Output Duty Ratio	Duty	IPS0503M8, 9, A, xB	45		55	%	
		IPS0503M2 $f_{xtal}=5 \sim 12MHz$ $V_{DD}=2.25 \sim 3.63V$	45		55	%	
		IPS0503M3 $f_{xtal}=5 \sim 24MHz$ $V_{DD}=2.25 \sim 3.63V$	45		55	%	
		IPS0503M4 $f_{xtal}=5 \sim 34MHz$ $V_{DD}=2.25 \sim 3.63V$	45		55	%	
		IPS0503M2, 3, 4 Except above condition	40		60	%	
Rise/Fall time	$T_r/T_f$	10~90% $V_{DD}$ Except below			15.0	ns	
		10~90% $V_{DD}$ IPS0503M3 $V_{DD}=2.7 \sim 3.3V$			12.0		





Fig. 5-1 Output wave form (Duty, Tr, Tf, V<sub>OH</sub>, V<sub>OL</sub>)



$V_{IH}$  : Threshold voltage for Oscillation Start  
 $V_{IL}$  : Threshold voltage for Oscillation Stop

Fig. 5-2 Input output signal timing



6. Circuit Parameters of Oscillator (Reference Data for Circuit Design)

Ta=25°C, VDD=3.3V


Parameter		Symbol	Condition	Typical value	Unit
Constant voltage output		Vreg	VDD=1.60V~3.63V	0.78	V
Feedback Resistor		Rf		348	KΩ
Driving Resistor		Rd		1000	Ω
Internal capacitor	IPS0503M8 IPS0503M9 IPS0503MA	Cg	Gate side	5.0	pF
	IPS0503MxB IPS0503M2 IPS0503M3 IPS0503M4			2.0	pF
		Cd	Drain side	2.0	pF

Ta=25°C, VDD=3.3V

Parameter	Symbol	Condition	Frequency	-Rs	
			MHz	Ω	
Negative resistance (Typical)	-Rs	C0=1.5pF Cst=1.0pF	IPS0503M9	17	-232
			IPS0503M8B	17	-578
			IPS0503M9B	17	-578
			IPS0503MAB	34	-201
			IPS0503M2, 3, 4	5	-4744
			IPS0503M2, 3, 4	34	-145

\* The above values are the design values and are not guaranteed by test.

\* Negative resistance was calculated using S parameters determined by network measurement under the estimation of crystal C0=1.5pF and Cst=1.0pF (Stray capacitance of SMD package). Refer the right side drawing as for C0 and Cst.







Fig. 6 Block Diagram




7. Pad Layout



- Die Size: 0.52mm × 0.56mm
- Pad Size: 80um □
- Thickness: 130 ± 10um
- IC Backside: Gnd or Open
- Scribe Line: 80um

Pad Name	Function	Location (μm)	
		x	y
VDD	(+)Power Supply	175	155
OUT(Q)	Frequency Output	175	-155
VSS	(-)Ground	12	-155
X2	Crystal Drive	-175	-93
X1	Crystal Feedback	-175	93
CE	Oscillation stop, "L": High-Impedance	12	155
Chip Center		0	0

Fig. 7-1 Pad Layout of IPS050 (Cross Type)




- Die Size: 0.52mm × 0.56mm
- Pad Size: 80um □
- Thickness: 100 ± 10um
- IC Backside: Gnd or Open
- Scribe Line: 80um

Pad Name	Function	Location (μm)	
		x	y
VSS	(-)Ground	175	155
OUT(Q)	Frequency Output	175	-155
VDD	(+)Power Supply	12	-155
X2	Crystal Drive	-175	-93
X1	Crystal Feedback	-175	93
CE	Oscillation stop, "L": High-Impedance	12	155
Chip Center		0	0

Fig. 7-2 Pad Layout of IPS050 (Flip Chip Type)

**IMPORTANT Notice for CE function**



- \* Rex should be over 10MΩ in case of CE = Open usage.
  - \* Oscillation will not be activated when CE = Open after CE = Low if Rex is below 10MΩ.
  - \* There is no such issue in case of CE = VDD usage.
- Rex : External resistance value between CE and VSS of package.