

■ Description


IPS009BM is the specific SPXO IC for achieving low Phase Noise, corresponding to the fundamental crystal from 14MHz to 60MHz.

Both the operation temperature ($-40^{\circ}\text{C}\sim 125^{\circ}\text{C}$) and V_{DD} range(1.62V~5.5V) is wide, so IPS009BM makes the selection of application wider.

■ Features

- Phase Noise : -165dBc/Hz @ 1MHz, $V_{DD}=3.3\text{V}$, $F_0=27\text{MHz}$
- Phase Jitter : 102fs @ 12kHz~20MHz, $V_{DD}=3.3\text{V}$, $F_0=27\text{MHz}$
- Operation temperature : $-40^{\circ}\text{C}\sim 125^{\circ}\text{C}$
- Power supply voltage : 1.62V~5.5V
- Standby function : Oscillation stop
- Frequency Range : 14MHz ~ 60MHz
- Output : CMOS
- Divide function : 1/2, 1/4 and 1/8
- Small chip size : $0.70\text{mm} \times 0.75\text{mm}$
- Frequency stability to V_{DD} : Within $\pm 1\text{ppm}$
- Duty cycle : Within $50\% \pm 5\%$

1. Part number rule



2. Series

Part Number	Crystal Frequency f (MHz)		Divide	Output Frequency F0 (MHz)		Pad Layout	Remarks
	Min.	Max.		Min.	Max.		
IPS009 B M 0 -C3	14.00	60.00	1/1	14.00	60.00	Cross	
IPS009 B M 1 -C3			1/2	7.00	30.00		
IPS009 B M 2 -C3			1/4	3.50	15.00		
IPS009 B M 3 -C3			1/8	1.75	7.50		

3. Absolute Maximum Ratings

 $V_{SS}=0V, T_a=25^{\circ}C\pm 2^{\circ}C$

Parameter	Symbol	Condition	Ratings		Unit
			Min	Max	
Supply Voltage	V_{DD}		$V_{SS}-0.5$	7.0	V
Input Voltage	V_{IN}	All Input Pin	$V_{SS}-0.5$	$V_{DD}+0.5$	V
Output Voltage	V_{OUT}		$V_{SS}-0.5$	$V_{DD}+0.5$	V
Output Current	I_{OUT}			25	mA
Junction Temperature	T_j		-55	150	$^{\circ}C$
Storage Temperature	T_{stg}		-55	125	$^{\circ}C$

4. Recommended Operating Condition

 $V_{SS}=0V, T_a=-40^{\circ}C\sim 125^{\circ}C$

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Supply Voltage	V_{DD}		1.62	3.3	5.5	V	V_{DD}
“H” Input Voltage	V_{IH}		$V_{DD}\times 0.8$			V	CE
“L” Input Voltage	V_{IL}				$V_{DD}\times 0.2$	V	CE
Input Voltage	V_{IN}		V_{SS}		V_{DD}	V	CE
Output Load Capacitance	CL	CMOS			15	pF	OUT
Ambient Temperature	T_{opt}	Except below	-40		125	$^{\circ}C$	
		$V_{DD}=1.62\sim 1.98V$ $f=50MHz\sim 60MHz$	-40		85		

This IC has enough immunity against ESD and Latch-up, but handle with care.

5. Electrical Specification

 Unless otherwise stated, $V_{DD}=1.62V\sim 5.5V$, $V_{SS}=0V$, $T_a=-40^{\circ}C\sim 125^{\circ}C$

Parameter	Symbol	Condition	Specification			Unit
			Min	Typ	Max	
Out put Leak current	I_z	$CE=0V$, $X1=V_{DD}$ or V_{SS} $V_{out}=V_{SS}\sim V_{DD}$			15	μA
“H” input current	I_{IH}	CE pad, $V_{IN}=V_{DD}$	0		0.1	μA
“L” input current	I_{IL}	CE pad, $V_{IN}=V_{SS}$	-1.0		-0.01	μA
Output Disable Time	T_{plz}	OUT pad			0.1	μs
Output Enable Time	T_{pzl}	OUT pad			2.0	ms
Osc. start up time	T_{start}	$f=27MHz$, $V_{DD}\geq 1.62V$			2.0	ms
“H” output voltage	V_{OH}	OUT pad, $I_{OH}=-1.0mA$	$0.9V_{DD}$			V
“L” output voltage	V_{OL}	OUT pad, $I_{OL}=1.0mA$			$0.1V_{DD}$	V
Current consumption	I_{DD}	$CL=15pF$, $V_{DD}=1.8V$ $CE\geq V_{DD}-0.3V$, $f=27MHz$		1.5	2.3	mA
		$CL=15pF$, $V_{DD}=3.3V$ $CE\geq V_{DD}-0.3V$, $f=27MHz$		2.8	4.2	
Current consumption at oscillation disable	I_{DDD}	$V_{DD}=3.3V$, $CE\leq 0.3V$		1.0	5.0	μA
Frequency V_{DD} deviation	F_{vst}	$V_{DD}=5.0V\pm 10\%$			± 1.0	ppm
		$V_{DD}=3.3V\pm 10\%$			± 1.0	
		$V_{DD}=2.5V\pm 10\%$			± 1.0	
Duty Ratio	Duty	$CL=15pF$, $1/2V_{DD}$ point $V_{DD}=1.62V\sim 2.97V$	40		60	%
		$CL=15pF$, $1/2V_{DD}$ point $V_{DD}=2.97V\sim 5.5V$	45		55	
Rise/Fall time	T_r/T_f	$CL=15pF$, $10\%\sim 90\%V_{DD}$ $V_{DD}=1.62V\sim 2.25V$			6.5	ns
		$CL=15pF$, $10\%\sim 90\%V_{DD}$ $V_{DD}=2.25V\sim 5.5V$			4.0	





Fig. 5-1 Output wave form (Duty, Tr, Tf, VOH, VOL)



V_{IH} : Threshold voltage for Oscillation Start
 V_{IL} : Threshold voltage for Oscillation Stop

Fig. 5-2 Input output signal timing

6. Circuit Parameters of Oscillator (Reference Data for Circuit Design)
 $T_a=25^{\circ}\text{C}$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Equivalent series (Loading) Capacitance	CLxtal	$V_{DD}=2.7\text{V}, f=27\text{MHz}$		6.0		pF
Drive Level	DL	$V_{DD}=3.3\text{V}, f=27\text{MHz}$		60		μW
Feedback Resistor	Rf			300		k Ω
Driving Resistor	Rd			1000		Ω
Oscillation Capacitor	Cg			8.0		pF
	Cd			12.0		

*The above values are the design values and are not guaranteed by test.






Fig. 6-1 Block Diagram

7. Pad Layout


Pad Name	Function	Location (μm)	
		x	y
VDD	(+) Power Supply	152	244
OUT(Q)	Frequency Output	152	-244
VSS	(-) Ground	-39	-244
X2	Crystal Drive	-209	-133
X1	Crystal Feedback	-209	133
CE	Oscillation stop "L": High-Impedance	-39	244
Chip Center		0	0

- Die Size: 0.70mm × 0.75mm
- Pad Size: 80μm □
- Thickness: 150μm±20μm
- IC Backside: Gnd or Open

Fig. 7-1 Pad Layout of IPS009BMz-C3

IMPORTANT Notice for CE function

- ※ Oscillation will not be activated when CE=Open after CE=Low if Rex is not large.
- ※ Reference value of Rex is over 10MΩ with CE=Open usage.
- ※ There is no such issue with CE=VDD usage.

Rex : Resistance value between CE and VSS of package