


## ■ Description

The IPV045\*L series is a VCXO IC that operates at low voltage and has a wide pull range. This IC contributes to the recent trend towards lower voltage and lower current consumption.

## ■ Features

- Operation temperature : -40°C~105°C
- Power supply voltage : 1.71V~1.89V
- Vc Input impedance : 5MΩ
- Standby function : Oscillation stop
- Crystal frequency : 24MHz~56MHz
- Output : CMOS
- Divide function : 1/2, 1/4 and 1/8
- Small chip size : 0.63mm × 0.75mm
- Frequency stability to V<sub>DD</sub> : Within ±1ppm
- Wide pulling range : ±80ppm minimum / V<sub>c</sub>=0.9V±0.9V
- Duty cycle : Within 50%±5%

### 1. Part number rule



## 2. Series

Part Number	Crystal Frequency f (MHz)		Divide	Output Frequency FO (MHz)		Remarks
	Min.	Max.		Min.	Max.	
IPV045 2 L 0 A	24.00	40.00	1/1	24.00	40.00	Pad Layout : Straight
IPV045 2 L 1 A			1/2	12.00	20.00	
IPV045 2 L 2 A			1/4	6.00	10.00	
IPV045 2 L 3 A			1/8	3.00	5.00	
IPV045 3 L 0 A	40.00	56.00	1/1	40.00	56.00	
IPV045 3 L 1 A			1/2	20.00	28.00	
IPV045 3 L 2 A			1/4	10.00	14.00	
IPV045 3 L 3 A			1/8	5.00	7.00	

Please contact us for gray color models.

## 3. Absolute Maximum Ratings

$V_{SS}=0V, T_a=25^{\circ}C \pm 2^{\circ}C$

Parameter	Symbol	Condition	Ratings		
			Min	Max	Unit
Supply Voltage	$V_{DD}$		$V_{SS}-0.5$	5.0	V
Input Voltage	$V_{IN}$	All Input Pin	$V_{SS}-0.5$	$V_{DD}+0.5$	V
Output Voltage	$V_{OUT}$		$V_{SS}-0.5$	$V_{DD}+0.5$	V
Output Current	$I_{OUT}$			25	mA
Junction Temperature	$T_j$		-55	150	$^{\circ}C$
Storage Temperature	$T_{stg}$		-55	125	$^{\circ}C$

## 4. Recommended Operating Condition

$V_{SS}=0V, T_a=-40^{\circ}C \sim 105^{\circ}C (85^{\circ}C)$

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Supply Voltage	$V_{DD}$		1.71	1.80	1.89	V	$V_{DD}$
"H" Input Voltage	$V_{IH}$		$V_{DD} \times 0.7$			V	CE
"L" Input Voltage	$V_{IL}$				$V_{DD} \times 0.3$	V	CE
Input Voltage	$V_{IN}$		$V_{SS}$		$V_{DD}$	V	CE
Control Voltage	$V_C$		0		$V_{DD}$	V	VC
Output Load Capacitance	CL	CMOS			15	pF	OUT
Ambient Temperature	$T_{opt}$		-40		105	$^{\circ}C$	

This IC has enough immunity against ESD and Latch-up, but handle with care.

**5. Electrical Specification**  
**5-1 IPV0452LzA**

 Unless otherwise stated,  $V_{DD}=1.80V$ ,  $V_{SS}=0V$ ,  $T_a=-40^{\circ}C\sim 105^{\circ}C$ 

Parameter	Symbol	Condition	Specification			Unit
			Min	Typ	Max	
“H” input current	$I_{IH}$	$V_{IN}=V_{DD}$			10	$\mu A$
“L” input current	$I_{IL}$	$V_{IN}=V_{SS}$			1.0	$\mu A$
“H” output voltage	$V_{OH}$	$I_{OH}=-1mA$	$V_{DD}$ $\times 0.9$			V
“L” output voltage	$V_{OL}$	$I_{OL}=1mA$			$V_{DD}$ $\times 0.1$	V
Current consumption	$I_{DD}$	$CL=15pF$ $V_{DD}=1.8V$ $V_c=0V$ $f=30.72MHz$	IPV0452L0A	2.0	4.0	mA
			IPV0452L1A	TBD		
			IPV0452L2A	TBD		
			IPV0452L3A	TBD		
Current consumption at oscillation stop	$I_{DDD}$	$V_{DD}=1.8V$ , $CE=GND$			10	$\mu A$
Output off leak at oscillation stop	$I_Z$	$CE \leq 0.3V$			10	$\mu A$
Output Duty Ratio	Duty	$CL=15pF$ , $V_c=1/2V_{DD}$	45		55	%
Pull Range	$F_{entr}$	$V_c=+0.9\pm 0.9V$ 30.72MHz Crystal *1	$\pm 80$	$\pm 100$		ppm
Rise time	$T_r$	$CL=15pF$ , 10%~90% $V_{DD}$			6.0	ns
Fall time	$T_f$	$CL=15pF$ , 90%~10% $V_{DD}$			6.0	ns
Output Enable Time	$T_{pe}$				5.0	ms
Output Disable Time	$T_{pd}$				200	ns
Oscillation start up time	$T_{start}$				5.0	ms
Modulation Band Width	$F_c$	$V_c=0.9\sin\omega t+0.9V$ , -3dB	10	15		kHz


 Crystal \*1 ; Equivalent Parameter of Crystal is  $\gamma=C0/C1 \doteq 270$

**5-2 IPV0453LzA**

 Unless otherwise stated,  $V_{DD}=1.80V$ ,  $V_{SS}=0V$ ,  $T_a=-40^{\circ}C\sim 105^{\circ}C$ 

Parameter	Symbol	Condition	Specification			Unit
			Min	Typ	Max	
“H” input current	$I_{IH}$	$V_{IN}=V_{DD}$			10	$\mu A$
“L” input current	$I_{IL}$	$V_{IN}=V_{SS}$			1.0	$\mu A$
“H” output voltage	$V_{OH}$	$I_{OH}=-1mA$	$V_{DD}$ $\times 0.9$			V
“L” output voltage	$V_{OL}$	$I_{OL}=1mA$			$V_{DD}$ $\times 0.1$	V
Current consumption	$I_{DD}$	$CL=15pF$ $V_{DD}=1.8V$ $V_c=0V$ $f=54MHz$	IPV0453L0A	3.5	7.0	mA
			IPV0453L1A	TBD		
			IPV0453L2A	TBD		
			IPV0453L3A	TBD		
Current consumption at oscillation stop	$I_{DDD}$	$V_{DD}=1.8V$ , $CE=GND$			10	$\mu A$
Output off leak at oscillation stop	$I_z$	$CE \leq 0.3V$			10	$\mu A$
Output Duty Ratio	Duty	$CL=15pF$ , $V_c=1/2V_{DD}$	45		55	%
Pull Range	$F_{cntr}$	$V_c=+0.9\pm 0.9V$ 54MHz Crystal *1	$\pm 80$	$\pm 100$		ppm
Rise time	$T_r$	$CL=15pF$ , 10%~90% $V_{DD}$			4.0	ns
Fall time	$T_f$	$CL=15pF$ , 90%~10% $V_{DD}$			4.0	ns
Output Enable Time	$T_{pe}$				5.0	ms
Output Disable Time	$T_{pd}$				200	ns
Oscillation start up time	$T_{start}$				5.0	ms
Modulation Band Width	$F_c$	$V_c=0.9\sin\omega t+0.9V$ , -3dB	10	15		kHz

 Crystal \*1 ; Equivalent Parameter of Crystal is  $\gamma=C0/C1 \approx 300$



$V_{IH}$  : Threshold voltage for Oscillation Start  
 $V_{IL}$  : Threshold voltage for Oscillation Stop

Fig. 5-1 Output Wave Form (Duty,  $T_r$ ,  $T_f$ ,  $T_{pd}$ ,  $T_{pe}$ )

**6. Circuit Parameters of Oscillator (Reference Data for Circuit Design)**
 $T_a=25^{\circ}\text{C}, V_c=V_{SS}\sim V_{DD}$ 

Parameter		Symbol	Condition	Min	Typ	Max	Unit	
Feedback Resistor	IPV0452L0A	Rf	Refer to Fig. 6-1		180		k $\Omega$	
	Others				120			
Driving Resistor		Rd				1200		$\Omega$
Bias Resistor		Rv1				240		k $\Omega$
		Rv2				120		k $\Omega$
Input Resistor		Rvc				40		k $\Omega$
DC cut Capacitor		Cpg				15.0		pF
		Cpd				37.5		
VC Input impedance		Zvc	VC terminal to GND	5			M $\Omega$	

\*The above values are the design values and are not guaranteed by test.






Fig. 6-1 Block Diagram

**7. Pad Layout**



- Die Size: 0.63mm × 0.75mm
- Pad Size: 80um □
- Thickness: 130um ± 10um
- IC Backside: Gnd or Open

Pad Name	Function	Location (μm)	
		x	y
VDD	(+) Power Supply	-196	256
X1	Crystal Feedback	-196	83
X2	Crystal Drive	-196	-83
VC	Frequency Control Input	-196	-256
CE	Oscillation stop "L": High-Impedance	28	-256
VSS	(-) Ground	196	-256
OUT	Frequency Output	196	256
Chip Center		0	0


**IMPORTANT Notice for CE function**

- ※ Oscillation will not be activated when CE=Open after CE=Low if Rex is not large.
- ※ Reference value of Rex is over 10MΩ with CE=Open usage.
- ※ There is no such issue with CE=VDD usage.

Rex : Resistance value between CE and VSS of package

**8. IC Part # Identification**


Part #	Code 1~9
IPV0452L0A	□ ■ □ □ □ □ □ ■
IPV0452L1A	□ ■ □ □ ■ □ □ □ ■
IPV0452L2A	□ ■ □ ■ □ □ □ □ ■
IPV0452L3A	□ ■ □ ■ ■ □ □ □ ■
IPV0453L0A	□ ■ ■ □ □ □ □ □ ■
IPV0453L1A	□ ■ ■ □ ■ □ □ □ ■
IPV0453L2A	□ ■ ■ ■ □ □ □ □ ■
IPV0453L3A	□ ■ ■ ■ ■ □ □ □ ■

□ : Fuse no cut  
■ : Fuse cut

## 9. Revision History

Revision No.	Revision Date	Revised items	Before Revision	After Revision
VC-3.2	2025/11/04	Wafer thickness 100um	Listed	As requested
		IPV0453L2	Listed	Unlisted
		I <sub>DDD</sub> Condition	CE=Low	CE=GND

